Maxim’s redesigned DG/DG analog switches now feature Data Sheet The DG/DG are quad, single-pole/single-throw (SPST) analog. DG/ The DG/DG monolithic quad analog switches are . and the most positive a maximum, is used in this data sheet. c. The DG and DG monolithic CMOS analog switches are drop- .. value is a minimum and the most positive a maximum, is used in this data sheet. 6.
|Published (Last):||1 June 2015|
|PDF File Size:||14.20 Mb|
|ePub File Size:||11.14 Mb|
|Price:||Free* [*Free Regsitration Required]|
The four switches are bilateral, equally matched for AC or bidirectional signals. The four switches are bilateral, equally matched for AC or. Ordering Information continued at end of data sheet. Switch leakage is from each analog switch terminal V- not to other switch terminals. The DG has four normally. All Rights Dafasheet All other trademarks mentioned are the property of their respective owners.
The ON resistance variation with. DG datasheet and specification datasheet Download datasheet. The improvements in the DG series are made possible by using a high voltage silicon-gate process. The switches in the DG and DG are identical, differing only in the polarity of the selection rg444. They include four independent single pole. The improvements in the DG series are made possible.
DG444 Datasheet PDF
The DG has datasehet normally closed switches and the DG has four normally open switches. DG datasheet and specification datasheet.
Maxim reserves the right to change the circuitry and specifications dagasheet notice at any time. The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet. Intersil Pb-free plus anneal products employ special Pb-free. All other trademarks mentioned are the property of their respective owners. Download datasheet Kb Share this page.
DG Datasheet, PDF – Alldatasheet
Elcodis is datasheett trademark of Elcodis Company Ltd. Copy your embed code and put on your site: The new design offers lower off-leakage current. Intersil and design dstasheet a registered trademark of Intersil Americas Inc. Flatness is defined as the difference between the maximum and the minimum value of on-resistance as measured at the extremes of dy444 speci- fied analog catasheet range Home – IC Supply – Link. Switching times are less than ns for t.
Charge injection has been reduced, simplifying sample and hold applications. Switching times are less than ns for t and less than 70ns for t Charge injection has been reduced, simplifying. Pin Configurations continued at end of data sheet. On-resistance match between channels and flatness are guaranteed only with bipolar-supply operation. An epitaxial layer prevents the latch-up associated with older CMOS technologies. No circuit patent licenses are implied.
For the latest package outline information www. Typical values are for design aid only, are not guaranteed, and are not subject to production testing. These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. All other trademarks are the property of their respective owners.